CLAIMS

- 1. A clocked cascadable power regulator, comprising:
 - synchronization logic that receives a clock signal and that asserts a digital output signal synchronized with said clock signal in response to assertion of a digital input signal; and
 - PWM control logic that controls each PWM cycle in response to said digital input signal and an output control condition.
- 2. The clocked cascadable power regulator of claim 1, wherein said PWM control logic comprises:
 - PWM logic that initiates a PWM cycle in response to said digital input signal and that terminates said PWM cycle in response to a reset signal; and
 - feedback sense logic, coupled to said PWM logic, that asserts said reset signal when said output control condition is met.
- 3. The clocked cascadable power regulator of claim 2, wherein said PWM logic comprises:
 - a latch that sets in response to said digital input signal and that resets in response to said reset signal;
 - gate control logic, coupled to said latch, that provides at least one PWM activation signal; and

DOCKET: INSL.0089 27

at least one driver amplifier, each responsive to said at least one PWM activation signal.

- 4. The clocked cascadable power regulator of claim 2, wherein said feedback sense logic comprises:
 - a sense amplifier that senses an output current condition and that asserts a sense signal; and
 - a comparator that compares said sense signal with a feedback reference signal to determine said output control condition.
- 5. The clocked cascadable power regulator of claim 1, further comprising startup logic that disables synchronous cascaded operation during initialization.
- 6. The clocked cascadable power regulator of claim 1, wherein said synchronization logic comprises cascaded flip-flops responsive to said clock signal and said digital input signal.
- 7. The clocked cascadable power regulator of claim 1, further comprising a weak pull-down device coupled to pull-down said digital output signal unless otherwise driven high by a digital output signal from another regulator.
- 8. A multiphase power converter, comprising:
 - a plurality of regulators coupled in a cascade configuration, each comprising:

synchronization logic receiving a clock signal and a digital start input signal from a previous regulator and that provides a digital start output signal to a next regulator in response to said digital start input signal and synchronized with said clock signal; and

28

- PWM control circuit that controls a PWM output in response to assertion of said digital start input signal and based on meeting an output condition;
- a plurality of switching circuits, each having an input coupled to a PWM output of a corresponding one of said plurality of regulators, an output for driving a common DC output voltage, and a sense output provided to a PWM control circuit of said corresponding regulator; and
- a controller that senses said DC output voltage and that provides a compensation signal to said PWM control circuit of said corresponding regulator and that provides said clock signal.
- 9. The multiphase power converter of claim 8, wherein said PWM control circuit comprises:
 - PWM logic that controls said PWM output based on assertion of said digital start input signal and a reset signal; and

DOCKET: INSL.0089 29

feedback sense logic, coupled to said PWM logic, that asserts said reset signal based on said compensation signal and said sense output of a corresponding one of said plurality of switching circuits.

- 10. The multiphase power converter of claim 9, wherein said PWM logic comprises gate control logic and at least one driver amplifier.
- 11. The multiphase power converter of claim 9, wherein said feedback sense logic comprises:
 - a sense amplifier having an output and an input coupled to said sense output of said corresponding switching circuit; and
 - a comparator having a first input receiving said compensation signal, a second input coupled to said output of said sense amplifier, and an output that provides said reset signal.
- 12. The multiphase power converter of claim 8, wherein each of said plurality of switching circuits comprises:
 - first and second switches having current terminals coupled in series at a junction and having control inputs coupled to said PWM output of said corresponding regulator;
 - an output inductor coupled between said junction and said DC output voltage; and

DOCKET: INSL.0089 30

- a sense circuit that senses current of said output inductor and that provides said sense output.
- 13. The multiphase power converter of claim 8, wherein said controller comprises:
 - a sense amplifier having an input coupled to said DC output voltage and an output that provides an output sense signal;
 - an error amplifier that compares said output sense signal with a reference signal and that provides said compensation signal; and
 - a clock circuit that generates said clock signal.
- 14. The multiphase power converter of claim 8, wherein said plurality of regulators comprise N regulators coupled in a daisy-chain configuration, and wherein a selected switching frequency FSW is achieved by programming said clock signal with a frequency of N*FSW.
- 15. The multiphase power converter of claim 8, further comprising a pull-up device coupled to initially pull high a digital start input signal of a first of said plurality of regulators.
- 16. A method of controlling each of a plurality of clocked cascadable regulators of a multiphase converter, comprising:

DOCKET: INSL.0089

- coupling a digital output of each regulator to a digital input of another regulator;
- providing a common clock signal to a clock input of each regulator;
- providing a digital output signal on the digital output synchronized with the common clock signal in response to receiving a digital input signal at the digital input; and
- controlling a PWM cycle in response to receiving the digital input signal and in response to detecting an output condition.
- 17. The method of claim 16, further comprising programming a switching frequency FSW of the multiphase converter with N regulators by programming the frequency of the common clock signal to N*FSW.
- 18. The method of claim 16, further comprising:
 - detecting an output current condition and generating a sense signal; and
 - comparing the sense signal with a compensation signal.
- 19. The method of claim 18, wherein said detecting an output current condition comprises detecting peak current through an output inductor.

DOCKET: INSL.0089

20. The method of claim 18, further comprising providing a central controller that senses an output voltage condition and that provides the compensation and clock signals to each regulator.

32